Abstract. This paper shows how to compile a program written in a subset of occam into a normal form suitable for further processing into a netlist of components which may be loaded into a Field-Programmable Gate Array (FPGA). A simple state-machine model is adopted for specifying the behaviour of a synchronous circuit where the observable includes the state of the control path and the data path of the circuit. We identify the behaviour of a circuit with a program consisting of a very restricted subset of occam. Algebraic laws are used to facilitate the transformation from a program into a normal form. The compiling speci cation is presented as a set of theorems that must be proved correct with respect to these laws. A rapid prototype compiler in the form of a logic program may be implemented from these theorems.
Introduction
The development of systems containing software and hardware requires many levels of abstraction from requirements, through design and compilation to the underlying hardware itself. For con dence in the overall design, each level must be related and its correctness demonstrated 2, 3] . This is especially important in safety-critical systems where mistakes could cost lives 4]. Reduction in the overall complexity of the system is a key to increasing its likelyhood of correctness. One way to do this is to compile high-level programs directly into hardware, thus spanning several levels of abstraction at a stroke.
Here we show how to compile programs written in a subset of occam 17] (a particularly convenient language for the description of hardware because of its parallel programming constructs 8]) into a form suitable for implementation directly in hardware via a series of provably correct transformations. Crucial to our method is the use of normal form occam programs which re ne the semantics of the user program and yet provide a representation close to the desired hardware. A nal transformation is from the normal form into a netlist (a list of logic gates and latches, together with their interconnections) which is a standard form of hardware description. These netlists can be implemented in hardware in many ways. Currently, we use FPGAs which can be dynamically recon gured by software 22, 28] . This enables us to build hardware implementations of modest-sized programs entirely by a software process.
Our source language is a small subset of occam which can be compiled efciently into hardware and which can also serve as a target for a front-end compiler for a fuller version of occam, or indeed any other convenient language. Our compilation process preserves true concurrency which is represented in the user program by expressions, simultaneous assignment, and explicit parallelism. A signi cant feature of our hardware implementations is that only assignment and (ready-to-run) communication take time to execute, and they each take precisely one clock cycle. A particularly simple and elegant timing calculus results which enables our programs to meet real-time guarantees.
Background
This work builds upon previous results on provably correct compilation 13, 15, 16] . There is a strong relationship between our method and that used by Hoare in software compilation. However, our method handles communication and parallel composition and preserves true concurrency in the implementations.
Related work has shown that an occam program can be implemented as a set of special-purpose computers (one per process), each with just su cient resources and microcode 20]. Martin has developed a method of compiling a concurrent program into a circuits using semantic-preserving program transformations 19] . A project at Cornell University aims to produce a multipass compiler through several levels of abstraction, but with much the same goal in mind 18]. Brown has suggested the possibility of compiling CSP or occam into asynchronous delayinsensitive circuits 5]. Further work on a process algebra called Joy has produced encouraging results 27]. Another working example of a`silicon compiler' that synthesizes asynchronous circuits is 26].
Page has developed a prototype compiler in the functional language Standard ML which converts an occam-like language, somewhat more expressive than the one presented here, to a netlist 22]. This has been successfully applied to the control of a robot arm, amongst other applications. After further processing by vendor software, the netlist can be loaded into a Xilinx FPGA 28] . However, the normal form approach in this paper o ers the signi cant advantages of providing a provably correct compiling method, and it is also expected to support a wide range of design optimization strategies.
A Language of Communicating Processes
In this section we present a simple language of communicating processes and provide a set of semantic-preserving program transformation rules. Our language is a subset of occam 17] from which local declarations have been excluded. Furthermore we do not consider skip-guarded alternatives. This subset is su cient to illustrate our compiling method.
Syntax
For clarity of exposition and algebraic manipulation, the syntax of our language does not follow that of occam. In the following BNF-style syntax description, ch will stand for a channel name, e for an expression, b for a Boolean expression, and x for a program variable. P ::= skip j stop j x := e j ch ? x j ch ! e j P ; P j P jj P j P < b > P j b P j alt(G) G ::= ch ? x ! P j G 2 G Informally, the process terms stand for the following processes:
skip is a process which terminates immediately with all variables unchanged. stop is the deadlock process, which may lose the values of its variables.
x := e is a process which assigns the value of e to variable x, and its execution time is unspeci ed. ch ? x is an input process which is willing to accept an input from channel ch and assigns it to variable x. ch ! e is a process which is ready to output the value of e to channel ch. P ; Q is the sequential composition of P and Q. P jj Q is the concurrent composition of P and Q. All communications between P and Q are concealed. P < b > Q is a process which rst evaluates b; then if b is true it executes P, otherwise it executes Q. b P is a process which is executed by rst evaluating b; if b is false, execution terminates successfully, and nothing is changed. If b is true, it executes P ; (b P).
alt(G) is an alternation of guarded commands. G can be either ch ? x ! P or G 1 2 G 2 . In the rst case the process is prepared to input along channel ch and then behaves like P. Otherwise a choice is made between input actions on either side of the operator 2. The standard interpretation is that the rst guarded command to become ready is selected for execution. Legal occam programs must satisfy further syntactic restrictions. In particular, no program variable can be shared by two concurrently executed processes if either of them can possibly modify it, and furthermore parallel processes can share neither input channels nor output channels.
Algebraic Laws
The basic laws de ning occam programs are given in 25]. This section lists some example algebraic laws relating to normal form reduction selected from 11]. For simplicity we assume that all expressions always deliver a value. Law 1: Re nement. We de ne a relation w between programs P and Q such that P w Q holds whenever, for any purpose, the observable behaviour of P is as good as, or better than, that of Q. w is an !-complete partial order, i.e. it is re exive, transitive and antisymmetric, and any ascending chain fP n g has a least upper bound t n P n satisfying t n P n v Q i for all i : P i v Q : The aborting program ? is the bottom of the relation w, and the miracle program > is the top. w has a greatest lower bound operator u, representing nondeterministic choice:
(P w R and Q w R) i (P u Q) w R All occam constructors are continuous; i.e., they preserve the least upper bound of the ascending chain. 
Timed Processes
In the normal form used to describe the behaviour of a synchronous circuit we need to specify the execution time (in clock cycles) of assignments which mediate the state change of both control path and data path of the circuit. This allows reasoning about the real-time properties of the implemented programs. Let n > 0, the notation (x := e) n stands for the assignment x := e whose execution takes n clock cycles. Let skip n stand for a process which does nothing but delays execution for n clock cycles, and (x := e) 0 for the assignment which terminates immediately. We then have (x := e) n = skip n ; (x := e) 0 :
The timed assignment (x := e) n can be regarded as a re nement of the untimed assignment x := e since the latter does not impose any restriction on its execution time, thus (x := e) = u n (x := e) n : Law 7: Timed Assignment. Timed assignment obeys the following laws:
7.1 (x := e) v (x := e) n The notation P < b > n Q represents a conditional which takes n clock cycles to evaluate its condition b.
P < b > n Q def = (skip n ; P) < b > (skip n ; Q) In a similar way we de ne b n P def = X : (P ; X ) < b > skip n Further algebraic laws relating to real-time programming language aspects may be found in 9].
Normal Form Implementation of Occam
Normal form programs are a bridge between programs in a subset of occam and hardware implementations of them. The theorems presented in this section are su cient to reduce a user program to normal form, where the normal form program is in an even more restricted subset of occam. Normal form programs can be interpreted as`netlist' hardware speci cations via a further transformation, which can be implemented using FPGAs, or by other conventional methods.
Normal Form De nition
A normal form program comprises three sequential programs where the rst one designates the initial control state of the circuit, and the last one the nal state. The other program is a loop with a simultaneous assignment as its body which speci es state changes of the computation, and the time delay caused by those changes. The normal form is essentially a state machine model for the system behaviour of a synchronous computation where the observables correspond to the following variables: The theorems given in the following section enable the automatic transformation of a user program to normal form. A compiler soundly based on these theorems can make some claim to being provably correct.
Normal Form Reduction Theorems
This section presents some of the reduction theorems by which an occam program can be transformed into a normal form, together with two sample proofs. The rst three theorems handle primitive processes, and illustrate how to construct the corresponding normal forms directly. The remaining theorems deal with constructed processes with normal form programs as their operands. The theorems for communication, alternation and the parallel construct (and their proofs) are considerably more complicated that those presented here and thus cannot be included because of lack of space. However they are presented in the report on which this paper is based 11], for those who are interested in the full language.
Rapid Prototype Compiler
The compiling theorems shown here may easily be transformed into Horn clauses. Thus it is feasible to prototype them as a logic program 1]. However, to produce an executable compiler, it is necessary to constructively generate each of the constructs of the language. This is relatively easy for the sequential aspects of the language. Theorems 1 to 3 may be transliterated very directly into a language such as Prolog Note that in the normal mode of usage, the high-level program will be supplied and the normal form derived. Without the disjointness constraints on variables, free (uninstantiated) variables will be returned. To satisfy the disjointness constraints, it is simply necessary to instantiate these to di erent values. Many versions of Prolog (e.g., Quintus 23]) provide a built-in clause to do just this. Using this technique avoids the otherwise very computationally expensive problem of checking the disjointness constraints. This results in a usable compiler in practice, at least for experimental purposes.
Compilation of the constructs associated with parallelism is less direct than from the theorems presented in this paper. However we plan to produce a fuller compiler based on proven theorems for hardware compilation. We feel that this is tractable since an unveri ed hardware compiler for the majority of occam, including all the constructs presented here, has already been produced in Standard ML 22] , and is proving very successful in the practical production of netlist descriptions for FPGAs. The fact that logic (and other) programs can be considered as representing predicates 14] is a great help in producing a provably correct compiler. Logic program synthesis and transformation is a very active topic of research 6] and application of these results is likely to increase the con dence in and e ciency of the prototype hardware compiler. Prolog has been shown to be relatively e cient for compilation 21] and has even been used successfully in the compilation of the VHDL hardware description language 24].
Mapping Normal Form into Hardware
There are a number of ways in which a normal form program can be mapped into hardware. We have been using Xilinx FPGA chips to implement globally synchronous circuits which directly mimic the normal form programs. Firstly, we allocate latches corresponding to both control variables P and program variables v which together record the total state of the computation at each instant. Secondly, a set of combinational logic gates is generated to implement expressions V and C . It is also straightforward to develop theorems which re ne the arithmetic and other operators in the language into Boolean operations only, so that the translation into hardware becomes trivial. Every latch in the implementation is triggered by the rising edge of the global clock and the clock cycle is de ned such that the (loop-free) combinational hardware has settled well before the next rising edge which latches the next program state.
In practice the designer may adopt a speci c method tailored to the physical resources at hand. For example, each control state can be given a latch when the combinational circuits are the main concern in the implementation. Another extreme case is a set of combinational gates will be allocated to encode the control states.
Note that the mapping from normal form into hardware must also be proved correct for complete con dence in the compilation process. However the decomposition of the task into two or more phases helps to make the overall problem more tractable.
Conclusions
We have presented a normal form which acts as a bridge between a user program and its realization in a particular style of synchronous circuit. The normal form consists of very simple occam commands. We have shown some of the algebraic laws and theorems for transforming a user program into normal form. In processing synchronous communications, we have also extended the programming language by introducing the notation of state-based parallel which mimics the true concurrency of the underlying digit circuits 11].
It is possible to develop a hardware simulation program for the netlist interpretation of normal form programs. If this program is shown to re ne the normal form program then we have a proof of correctness of the hardware netlist itself using the simulation as the de ning semantics of the hardware components.
We have built an ad hoc compiler which directly generates hardware descriptions in a manner at least consistent with these theorems. We have also prototyped a small compiler in Prolog where there is very little code to obscure the application of the transformation theorems. We hope to build on this work to produce a compiler which is soundly based on our transformation laws and which can be trusted, with a high degree of con dence, to apply them validly. Even with such a compiler, it is prudent that we have another route by which the output of the compiler can be proven to re ne its input. We will investigate ways in which we might also provide this facility.
Our objective is to produce a set of provably correct compiling theorems which enables us to implement occam programs as hardware circuits. Instrumental in our success for this study is the use of a simple normal form, which we have developed as an extension of some earlier work dealing with compiling speci cation in the ProCoS project 15, 16] . Our experience with this study is that while it was very di cult to establish the link between the event-based parallel paradigm and the state-based parallel one, the use of algebraic laws has aided this process.
The techniques above allow a microprocessor such as a transputer to be compiled into hardware from an interpreter description (speci cation) of the processor. What is more, the design may easily parameterized for di erent word lengths, sets of instructions, etc. Since the compiling process itself may be proved correct, con dence in all the processors produced is increased. This is in marked contrast to the more traditional formal veri cation techniques, in which only a single processor is proved correct, and represents a novel aspect of the proposed work. The approach is also derivational rather than proof-oriented in nature.
For our future work we plan to also consider hardware/software co-design. Currently only relatively small programs can be fully compiled in programmable hardware. Realistically, many programs will need to be compiled into a combination of machine object code and hardware. The split could be automated to some extent, although human guidance may well be desirable as well. An advantage of the approach is that new compilation strategies, such as optimizations, may be included as new theorems, without a ecting existing theorems 10]. The ultimate aim is to provide a good interface with the engineer.
We see hardware compilation becoming increasingly important over the next decade. Currently FPGAs are mostly used for the implementation of glue logic. However, we envisage many more possible applications, such as direct implementation of algorithms in hardware to rival the speed of conventional supercomputers at a fraction of the cost. It will be important that appropriate software support is available to allow the convenient programming of such hardware. Currently size is a limiting factor, but since the technology is improving exponentially this will be of less concern in the future.
